Home | Research Areas | Director | Research Students
Facilities | Research Publications | VLSI Courses at ODU
Research Collaborations | Important Links

Dynamic rescheduling of switching activity in video coding systems

Future power demands by wireless video applications are driving the need for innovations in power optimization both at the algorithmic and architectural level. One of the most power consuming modules for such applications is video coding. Architectures for MPEG4, the current standard for video coding, require low power compliance. Video data has a great possibility of having the presence of same magnitude for neighboring pixels. Preventing repetitive computations of these pixel values with intelligent data reuse is an effective power optimization technique. Furthermore, it can be observed that a large amount of data exists in video, which produce insignificant results. These data computations can also be prevented, by blocking the clock signals to the processing modules. Implementation of these design concepts in digital systems reduces the switching activity, which is the most important factor in power consumption.

References

1.    MPEG4 standardized methods for the compression of arbitrarily shaped video objects, IEEE Transactions on Circuits and Systems for Video Technology , vol. 9, no. 8., December 1999.

2.    T. Xanthopoulos, A. P. Chandrakasan, A Low-Power IDCT Macrocell for MPEG2 MP@ML Exploiting Data Distribution Properties for Minimal Activity, IEEE Journal of Solid State Circuits, pp. 693-703, April 1999.

3.    VLSI architecture design of MPEG 4 shape coding, IEEE Transactions on Circuits and Systems for Video Technology, vol. 12, no. 9, September 2002.

4.    A high-performance low power asynchronous matrix vector multiplier for discrete cosine transform, Kyeounsoo Kim and Peter A. Beerel, Dept. of EE systems, University of Southern California, Los Angeles, CA 90089, USA.

5.    A. P. Chandrakasan, and R. W. Brodersen, Minimizing power consumption in digital CMOS circuits, Proceedings of the IEEE, vol. 83, no. 4, pp. 498-523, April 1995.

6.    D. Johnson, V. Akella, and B. Stott, Micropipelined asynchronous discrete cosine transform (DCT/ IDCT) processor, IEEE Transactions on VLSI Systems, vol. 6, No. 4, pp. 731-740, 1998.

7.    Mpeg Video: Compression standard (Digital Multimedia Standards Series) by Joan L. Mitchell (Editor), William B. Pennebaker (Editor), Chad E. Fogg.

8.    A. Y. Wu, and K. J. R. Liu, Algorithm-Based Low- Power Transform Coding Architecture: The Multirate Approach, IEEE Transactions on VLSI Systems, vol. 6, no. 4, pp. 707-718, December 1998.

9.    Image and video compression standards, algorithms and architectures. Vasudev Bhaskaran and  Konstantinos Konstantinides.

10.   http://www.mpeg.org

11.   W. H. Chen, C. H. Smith, and S. Fralick, A Fast Computational Algorithm for the Discrete Cosine Transform, IEEE Transactions on Communications, vol. COM-25, pp.1004-1009, September 1977.

12.   Khurram Muhammad and Kaushik Roy, Reduced computational redundancy implementation of DSP algorithms using computation sharing vector scaling, IEEE Transactions on VLSI systems, vol.10, no.3, pp 292-299. June 2002.

13.   K. Muhammad and K. Roy, Switching characteristics of generalized array multiplier architectures and their applications to low power design, Proc. Int. Conf. Comput. Design (ICCD'99), pp.230-235, October 10-13, 1999.

14.   Shih-chang, Hsia, VLSI implementation for low complexity full search motion estimation, IEEE Transactions on Circuits and Systems for Video Technology, vol. 12, No.7, pp.613-619, July 2002.

15.   H.-C.Chang, Y.-C.Wang, M.-Y.Hsu, and L.-G Chen, Efficient algorithms and architectures for MPEG 4 Object based Video coding, Proc. IEEE Workshop on Signal Processing Systems Design and Implementation, Oct. 2000.

16.   S.-F Hsia and W.-R.Shine, A new hardware efficient algorithm and architecture for computation of 2-D DCT on a linear array, IEEE Transactions on Circuits and Systems for Video Technology, vol. 11, no.11,  pp.1149-1159, November 2001.

17.   Zhong-Li He, Chi-Ying Tsui, Kai-Keung Chan, and Ming L. Liou, Low power VLSI design for motion estimation using adaptive pixel truncation, IEEE Transactions on Circuit and Systems on Video Technology, vol. 10, pp. 669-678, Aug. 2000.

VLSI Systems Laboratory
Department of Electrical and Computer Engineering
College of Engineering and Technology
Old Dominion University
Norfolk, VA 23529, USA