

# History of Semi-Custom Logic Devices

## 5.0 Introduction

Over the years, the number of gates on a single chip have grown from a few gates on the 7400 series to over 1 million in a **VLSI (Very Large Scale Integration)** chip. As a general rule, the higher the integration, the lower the PCB (Printed Circuit Board) costs and the lower the power requirements for the board.

Digital logic can be implemented on several levels:

Name	Complexity	Gates per Chip
<b>SSI</b>	<b>Small Scale Integration</b>	<b>Fewer than 12</b>
<b>MSI</b>	<b>Medium Scale Integration</b>	<b>12 to 99</b>
<b>LSI</b>	<b>Large Scale Integration</b>	<b>100 to 9999</b>
<b>VLSI</b>	<b>Very Large Scale Integration</b>	<b>10,000 to 99,999 (CUSTOMIZED)</b>
<b>ULSI</b>	<b>Ultra Large-Scale Integration</b>	<b>100,000 to 999,999</b>
<b>GSI</b>	<b>Giga-Scale Integration</b>	<b>1,000,000 or more</b>

There are also **Semi-Customized VLSI devices**.

**SSI, MSI, & LSI** are very nice since they are **off the shelf**, but the chip count, thus the cost can easily get out of control. It's more **cost-effective** to use **custom** and **semi-custom** chips to reduce the cost of projects which will **result in large numbers of units**.

## 5.1 The Programmable Logic Device

One type of semi-customizable device is the **gate-array**. The 1<sup>st</sup> phase is to build a chip (at the factory) with a large number of unconnected gates. Later, when the user supplies his needs, the connections are **fabricated into it at the factory**.

## 5.2 Field Programmable Logic Device (FPLD)

The process of sending your needs to the factory leaves a lot to be desired. In addition, it adds unnecessary costs and time delays to the project. The fabrication of the connections can be placed in the **users hands** by connecting all the gates in the 1<sup>st</sup> step with flexible interconnection layers. **These connections can be modified electrically by the user**. The FPLD is developed by 1<sup>st</sup> designing the logic expressions, translating them into the PLD format, then using a **PLD Programmer to program the array** by removing the unwanted connections.

## 5.3 Logic Arrays

**Programmable Logic Arrays** are built around homogeneous arrays of elements which can make up **OR & AND gates**. One way to make these gates is with a series of diodes and demonstrated in the diode review.