Simplification of State Machines

This semester has been spent developing the techniques needed

to design digital circuits. Now we can compile a list of just what it

takes to complete a successful digital design project.



The only topic in that list that is left to be discussed is that of minimizing the number of states. Discussion of State Reduction is normally divided into two different areas:

A. State Reduction in Completely Specified Circuits

B. State Reduction in Incompletely Specified Circuits

We will limit our discussion to the first area. This topic is expanded on in EET 420 and usually encompasses the second discussion area.

The removal of redundant states is important for a number of reasons.

- (1) Cost: The number of memory elements is directly related to the number of states.
- (2) Complexity: The more states the circuit contains, the more complex the design and its associated implementation becomes.
- (3) Aids failure analysis: Diagnostic routines are usually based on the assumption that there are no redundant states.

There are 3 major State reduction Methods: Reduction by

(a) Inspection
(b) Partitioning
(c) Implication table.
We will study the 1st two methods and leave the Implication table
method for FFT 420.

Reduction By Inspection

This is the easiest and most obvious technique. We can merge compatible states if we follow some simple rules.

- Two states that have different outputs are <u>not compatible and</u> <u>can't be merged.</u>
- Two states are compatible and can be merged if, under all possible input conditions, the next states and outputs are the same.
- 3. Two states are compatible and can be merged if, under all possible input conditions, the merging of the two states will make the next states compatible and the outputs the same.

State Reduction

The following is an example from Professor Hackworth's EET420 text.



reduction in control circuitry.

State Reduction

Let's look at another small example. In doing so, we will also look at a

couple of new ways to write state tables which will help us in our

reductions.

×	у	У	Ζ			
0	A	В	0	TE II		
0	В	С	0	76JI		Two groups of possible candidates for
0	С	D	1		t	merging.
0	D	С	0	TEN.		
1	A	С	1		÷	If we merge A and B, would the
1	В	A	1		t	results be the same?
1	С	В	0	FEI		
1	D	A	1		+	

	AB	\Rightarrow	BC	BC's outputs (z) are different
X = 0	AD	\Rightarrow	BC	therefore the two states are
	BD	\Rightarrow	CC	not compatible.
[AB	\Rightarrow	AC	AC's outputs (z) are different
X = 1	AD	\Rightarrow	AC	therefore the two states are
	BD	\Rightarrow	AA	not compatible.

Let's do the same thing except this time, let's put the table into

another form.

y	x=0 Y/z	x=1 Y/z	У	x=0 Y/z	x=1 Y/z
A	B/0	C/1	A	B/0	C/1
В	C/0	A/1	В	<i>C/</i> 0	A/1
С	D/1	B/0	С	B/1	B/0
	6/0	A /1			

Note that since D was redundant, we replaced every D with a B.

What did we save with this State Merger? Saved on gates, not on FF's.

Let's rewrite the table another way ONE MORE TIME.

	Y	/	:	Z		3	/	Z	
у	x=0	x=1	x=0	x=1	у	x=0	x=1	x=0	x=1
A	В	С	0	1	A	В	С	0	1
В	С	A	0	1	В	С	A	0	1
С	D	В	1	0	С	В	В	1	0
Ð	C	Á	0	1					

Let's try a second example. We will use the "By Inspection" method to reduce	V	Y x=0	Y Y=1	z x=0	z x=1	
the following state table:	7 A	A	B	0	0	
	В	C	D	0	0	
	С	A	D	0	0	
	D	Ε	F	0	1	
	Ε	A	F	0	1	
	_	_				

State Reduction

Let's look at the instances where Z is equal to F = G = F = 0 1 G = A = F = 0 1

00:



EET310 || Lecture Notes

State AB had a NEXT STATE of AC and BD. Following the AC thread we get: State AC has NEXT STATES of AA and BD. By definition, AA will be fine, but BD is not compatible because B has an output of 00 and D has an output of 01. If one item in any thread of a state inspection is incompatible, the whole thread (and the state) is bad (fruit of the poison tree) as well!! We don't even have to look at the other thread coming off of AB but if you like, note that the thread starts with BD which we have already determined to be incompatible.

$$BC \rightarrow AC \rightarrow AA$$

 $\rightarrow DD \rightarrow BO$

BC is the other possibility for Z = 00. Note that if we work thru the top thread, we get to **BC** which we have shown to be incompatible, therefore the entire tree is poisoned.

Continued on the next page:

Chapter 9 - 7 of 20



Note that we replaced the single G with an E and all the occurrences of F with D. We reduced the circuit from 7 states (3 FF) to 5 states (3FF). We still didn't save on flip-flops but we most likely saved on control circuitry.

Moore Reduction (also known as "Partitioning) (page 581)

	1 1	(Z		
У	X=0	X=1	X=0	X=1	_ 4	
Α	D	В	0	0	- 1.	The 1 st step is to assume that all
В	E	Α	0	0		states are compatible.
С	G	F	0	1		Po=(ABCDEFG)
D	Α	D	1	0	-	_
Ε	Α	F	1	0	2.	Then we start grouping the states
F	С	В	0	0		based on their outputs.
G	Α	Ε	1	0		P ₁ =(ABF)(C)(DEG)

3. Then we group these groups by Next State.

For ABF, x=0,

The next state is **DEC**. Note that in P_1 , **DE** is in the same group (**DEG**) so AB can stay in the same group. However, C is not in the same group as **DE** was so F will have to be separated out into its own group. We now have partition 2 (P_2):

$P_2=(AB)(C)(DEG)(F)$

For ABF, x=1,

The next state is **ABB** which becomes **AB**. **AB** were in the same group in the last partition, P_2 so they can still share a group in P_3 .

$P_3 = (AB)(C)(DEG)(F)$

For **DEG**, X=O,

Next state is AAA. Obviously they are in same group in P_3 so DEG can remain grouped. $P_4=(AB)(C)(DEG)(F)$

For **DEG**, X=1,

Next state is DDE which are all in the same group in P_{4} , so we can keep DEG together. $P_5=(AB)(C)(DEG)(F)$

State Reduction

Once a partition repeats itself, you are finished. So, for this group, we get:



	```	Y	Z			
y	<b>X=0</b>	<b>X=1</b>	<b>X=0</b>	<b>X=1</b>		
A	D	A	0	0		
С	D	F	0	1		
D	Α	D	1	0		
F	С	Α	0	0		

**Reduced from** 



Let's redo our example on page 7 by using Moore reduction.

	N	(		Z	1.
У	<b>x=0</b>	x=1	<b>x=0</b>	<b>x=1</b>	
Α	Α	В	0	0	
в	С	D	0	0	2.
С	Α	D	0	0	
D	Е	F	0	1	
Е	Α	F	0	1	3.
F	G	F	0	1	
G	Α	F	0	1	

Assume the all are compatible.

P₀=(ABCDEFG)

Group by output.

P₁=(ABC)(DEFG)

Group by next state.

 $P_2 = (A)(BC)(DF)(EG)$ 

 $P_3 = (A)(B)(C)(DF)(EG)$ 

 $P_4 = (A)(B)(C)(DF)(EG)$ 

 $P_3 = P_4$  thus reduced



	\	(	z		
У	<b>x=0</b>	x=1	<b>x=0</b>	x=1	
A	Α	В	0	0	
В	С	D	0	0	
С	Α	D	0	0	
D	Е	D	0	1	
Е	Α	D	0	1	

Same answer as before.

(Example 9.3 in Nelson, et. al.)

Reduce the following stable by applying Moore's Reduction.

	N	(		
У	<b>x=0</b>	x=1	<b>x=0</b>	x=1
Α	Е	D	0	0
в	Α	F	1	0
С	С	Α	0	1
D	В	Α	0	0
Е	D	С	1	0
F	С	D	0	1
G	н	G	1	1
н	С	В	1	1

 $P_{0}=(ABCDEFGH)$   $P_{1}=(AD)(BE)(CF)(GH)$   $P_{2}=(AD)(BE)(CF)(G)(H)$   $P_{3}=(AD)(BE)(CF)(G)(H)$ 

 $P_3 = P_2$ , Thus reduced



	1	(	z		
У	<b>x=0</b>	x=1	<b>x=0</b>	x=1	
Α	В	Α	0	0	
в	Α	С	1	0	
С	С	A	0	1	
G	н	G	1	1	
н	С	В	1	1	

Example 9.4 (in Nelson, et. al.)





$\square$									
у	00	01	11	10					
Α	D/0	D/0	A/0	A/0					
В	B/1	D/0	E/1	A/0					
D	D/0	B/0	A/0	A/0					
Е	B/1	A/0	E/1	A/0					
G	G/0	G/0	A/0	A/0					

## State Assignments

State assignment procedures are concerned with methods for assigning binary values to states in such a way as to reduce the cost of the combinational circuit which drives the flip-flops (memory elements). These methods are mainly useful when a circuit is viewed as a black box. Such a circuit may follow a sequence of internal states, but the binary values of the individual states may be of no consequence outside of the box as long as the circuit produces the required sequence of output bits for any sequence of input bits. By this definition, this assignment procedure obviously doesn't apply to circuits whose external outputs are taken directly from flip-flops with a particular binary sequence specified.

There are many methods of optimizing the state assignments made to a given circuit. Most are extremely involved and are beyond the scope of this course. However, one particular method of state assignment optimization is essentially simple and easy to follow.

EET310    Lecture Notes	State	Reduction	Chapter 9 - 15 of 20
In the following	Rule 1:	States that	have the same next
rules, there term		states for a given logicall	given input should be y adjacent
"adjacent assignments"		assignments.	
means that the state	Rule 2:	States that a given prese	are the next states of ent state, under
assignments made to a		given logicall	cent inputs, should be y adjacent
pair of states differ by	Rule 3:	assignments. Tf there is c	conflict between rule
only 1 bit, i.e. "Gray		1 and 2, rule	e 1 takes precedence.
Codes".			

Let's apply these rules to an example:

				•	Y	z			
Assign. #1	Assign. #2	Assign. #3	У	<b>x=0</b>	x=1	x=0	x=1		
00	00	00	Α	Α	В	0	0		
01	11	10	В	Α	С	0	0		
10	01	11	С	D	С	0	0		
11	10	01	D	Α	В	0	1		

Using Rule # 1, the state pair (A,B) should be given adjacent assignments because both of them go to state A for x = 0. Similarly, state pairs (B,D), (A,D), and (B,C) all should be given adjacent assignments; the pair (A,D) appears twice.

State Reduction

The application of Rule # 2 shows that the state pair (A, B) should be

given adjacent

assignments because

they are next states

of the present state

A. For similar

reasons, state pairs

(A,C) and (C,D)

should be adjacent

with (A,B) appearing twice.

Rule 2:

States that are the next states of a given present state, under logically adjacent inputs, should be given logically adjacent assignments.

Rule 1: States that have the same next states for a given input should be given logically adjacent



The figure above demonstrates the three different choices for state assignments which attempt to meet as many of the adjacency requirements as possible. It can hopefully be seen that **Assignment 3** satisfies most of the adjacencies and hence produces a better result then the other assignments. It might be suggested that **Assignment 2** 

#### EET310 || Lecture Notes State Reduction Chap

produces the same number of adjacencies as **#3**, but it doesn't fulfill the adjacency requirement for state pair (**A**, **B**) as determined by Rule 1. (Note that we don't bother here with an equation for z since it is not affected by a state assignment.)

Let's take a look at the logic equations produced by each assignment. The actual work to produce these equations follows but will not be covered in class. It is left up to the student to verify the equations for him or herself.

As can be easily seen below, our choice of Assign. #3 is clearly the winner in the logic component simplicity contest.

		<i>К</i> 1	J ₂	κ ₂	#gates
	-	-			1 AND gate
					1 OR gate
			$\mathbf{x}\mathbf{v}_{\mathbf{z}} + \mathbf{x}\mathbf{v}_{\mathbf{z}}$		1 wire
щ			~ 1 ~ 1		and a choice between:
#I	^{xy} 2	^y 2	Or V () V	x + y	1 XOR gate
			x + y ₁		or
					1 OR gate
					2 additional AND gates
					1 OR gate
					2 wire
	^{xy} 2 + ^{xy} 2				and a choice between:
# <b>2</b>	or	$\overline{x} + y_2$	x	x	1 XOR gate
	x⊕y ₂	-			or
	-				1 additional OR gate
					2 additional AND gates
#3	×	×	×v		1 AND gate
πJ	<b>^</b>	~	^ر ^ 1	זי	3 wires











		X	<b>y</b> .	1 <b>)</b>	2	Y		<b>Y</b> 2	J ₁	<b>K</b> ₁	J ₂	K ₂	
		0	0	Α	0	0	Α	0	0	Х	0	х	_
Assign #2	У	0	0	С	1	1	D	0	1	Χ	X	1	P
00	Α	0	1	D	0	0	Α	0	Χ	1	0	Х	0
11	В	0	1	В	1	0	Α	0	Х	1	Χ	1	0
01	С	1	0	Α	0	1	В	1	1	Х	1	Х	1
10	D	1	0	С	1	0	С	1	0	Х	Χ	0	1
		1	1	D	0	1	В	1	Х	0	1	Х	_
		1	1	В	1	0	С	1	Χ	1	Х	0	
													1

PS	NS	J	Κ
0	0	0	X
0	1	1	Χ
1	0	Х	1
1	1	Х	0















 $\mathbf{K}_1 = \mathbf{\overline{x}}$ 

 $\mathbf{K}_2 = \overline{\mathbf{y}_1}$