

The 'NOT' gate (Inverter)

The 'NOT' gates output will achieve its active state, "ACTIVE LOW", when ITS SINGLE input achieves its active state, "ACTIVE HIGH".

$$\begin{array}{c|c} A & f(A) \\ \hline 0 & 1 \\ 1 & 0 \end{array} \quad f(A) = \overline{A} \\ = \sum m(0)$$


0/24/2040

The 'NAND' gate

The 'NAND' gates output will achieve its active state, "ACTIVE LOW", when BOTH of its inputs achieve their active state, "ACTIVE HIGH".

24/2010

The 'NOR' gate




The 'NOR' gates output will achieve its active state, "ACTIVE LOW", when ONE OR MORE of its inputs achieve their active state, "ACTIVE HIGH".


A	B	A + B	$\overline{A+B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0


$$f(A,B) = \overline{A+B}$$
$$= \sum m(0)$$


/24/2010





A Few Boolean Rules					
a + 0 = a	$\alpha + \overline{\alpha} = 1$				
a + a = a	a + 1 = 1				
$\overset{=}{\mathbf{a}} = \mathbf{a}$	a + ab = a				
$a + \overline{ab} = a + b$	$ab + a\overline{b} = a$				
$ab + a\overline{b}c = ab + ac$	$\overline{a + b} = \overline{a \cdot b}$				
	8/24/2010				






































Present State and Next State 23 Q_P = Q present = Present state:

The state of the output before the clock signal.


• Q_N = Q next = Next state:


The state the output will attain based on the

flip-flop synchronous inputs after the clock signal occurs. It is what will happen in the FUTURE!


8/24/2010


D FF wrap up							
D 0 0 1 1	Q _p 0 1 0 1	Q _N 0 0 1 1	Reset	We note that whenever the D input is a 'O', the output will be 'Reset', while whenever the D input is a '1', the output will be 'Set'.			
The D FF is performs two basic named functions: Data: The D-ff is one of the most basic memory cells. Data placed on the input "D" is transferred to the output "Q" and "stored" there until it is replaced during the next clock active period. Delay: Data placed on the input "D" is delayed in its transition to the output "Q" until the clocks active period occurs.							
				8/24/2010			





The JK used as a T-FF Before simplifying the JK truth table we can note that the table looks like it is made up of both the T and the D flip-flops.





We can simplify the JK table and make it more useful at the same time by introducing the concept of the "Don't Care". • An input is in a "Don't Care" state when it really doesn't matter what value is placed on the input. There will be no change on the output due to any value on the input.

Simplifying the JK truth table

The State Transition Table



 We start out by switching the order of the columns so that the state transitions are first. The table now becomes a "Transition Table".

Q,	\Rightarrow	Q_{N}	J	K
0	\Rightarrow	0		
0	\Rightarrow	1		
1	\Rightarrow	0		
1	\Rightarrow	1		

8/24/2010

The '0' to '0' transition



Next we look for the two rows that have transitions from state '0' to state '0'. It doesn't matter what K is because the transition remains the same. So we place a '0' in the J column and an X for "don't care' in the K column.



 $\begin{array}{c|cccc} \mathbf{Q}_{\rho} & \Rightarrow & \mathbf{Q}_{N} & \mathbf{J} & \mathbf{K} \\ \hline \mathbf{0} & \Rightarrow & \mathbf{0} & \mathbf{0} & \mathbf{X} \\ \mathbf{0} & \Rightarrow & \mathbf{1} & \\ \mathbf{1} & \Rightarrow & \mathbf{0} & \\ \mathbf{1} & \Rightarrow & \mathbf{1} & \\ \end{array}$

8/24/201

The '0' to '1' transition



Next we look for the two rows that have transitions from state 10 to state 11 . Note that it doesn't matter what value K assumes because the transition remains the same. So we place a 11 in the J column and an X for "don't care' in the K column.



24/2010

